



# PCI-EXPRESS EDGE CONNECTOR




**Table 1: Connection for JTAG**

| Production (No JTAG) | Install R1, R2 & Don't Install TSW1  |   |
|----------------------|--------------------------------------|---|
| Only                 | Install TSW1 & Don't Install R1 & R2 |   |
|                      | JTAG                                 | TSW1 Switch #1, 2, 3, 4, 5 & 6 closed (ON)<br>#8 and 7 open |
|                      | NO JTAG                              | TSW1 Switch #1, 2, 3, 4, 5 and 6 open<br>#8 & 7 closed (ON) |


TSW1, R1 & R2 are located on the bottom side of the board close to PCIe connector.

| SYMBOL LEGEND |                |
|---------------|----------------|
| DNI           | DO NOT INSTALL |
| #             | ACTIVE LOW     |
|               | DIGITAL GROUND |
|               | ANALOG GROUND  |
| BUO           | BRING UP ONLY  |


NOTE: some of the PCIe testpoints will be available through via on traces.




Recommended caps:  
 (see BOM for qualified values/vendors)  
 10uF , X6S, 0805, 6.3V, 1.4MM MAX THICK  
 4.7uF , X6S/X5R, 0603, 6.3V/4V  
 1uF , X6S, 0402, 6.3V  
 100nF, X7R, 0402  
 10nF , X7R, 0402




**Oscillator Option**



**Crystal Option**



**Multi footprint with MY1**





© 2007 Advanced Micro Devices Inc. This AMD Board schematic and design is the exclusive property of AMD, and is provided only for entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and is not responsible for any consequences resulting from use of the information provided herein.

Advanced Micro Devices Inc  
 1 Commerce Valley Drive East  
 Markham, Ontario

DATE: Thursday, June 05, 2008  
 Sheet 3 of 21  
 Rev 25



Title: RH PCIe RV770 512MB GDDR3 DUAL DL-DV11 VO FH Doc No: 102-B5102-00







MVREFD/S = 0.7\*  
VDDR1  
(GDDR3/4/5)

MVREFD/S = 0.7\*  
VDDR1  
(GDDR3/4/5)




MVREFD/S=0.7\*  
VDDR1  
(GDDR3/4/5)



MVREFD/S=0.7\*  
VDDR1  
(GDDR3/4/5)







CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES, INC.  
 © 2007 Advanced Micro Devices  
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design. AMD's liability is limited to, any implied warranty of merchantability or fitness for a particular purpose, and AMD, its subsidiaries, agents, and representatives shall not be liable for use of the information disclosed herein.

Advanced Micro Devices, Inc.  
 1 Commerce Valley Drive East  
 Markham, Ontario


Sheet: Thursday, June 05, 2008 Rev 25  
 8 of 21  
 The RH PCIe RV770 512MB GDDR3 DUAL DL-DVH-V1 PCB Doc No.: 102-B5102-00









**Input Bulk CAPs**



**Choosing Different Gate Drive**

| Gate Drive     | Populate               | Do Not Populate              |
|----------------|------------------------|------------------------------|
| 5V Gate Drive  | R631, R632             | R630, R670, C660, R661, Q661 |
| 8V Gate Drive  | R630, C660, R641, Q661 | R631, R632, R670             |
| 12V Gate Drive | R630, C660, R670       | R631, R632, R641, Q661       |



+12V\_BUS

+VDDC\_Src



+VDDC\_ExtSrc

+VDDC

+VDDC

SVDD applied externally or generated internally from the IC, must be in regulation before IC start soft-start sequence.

- For 5V Gate Drive application: External filtered +12V\_EXT is applied to this pin.
- For 8V or 12V Gate Drive application: +VDDCRV is generated internally and this is an output with 20mA minimum current capability.



RC snubber values shown are for reference only, tuning is required

RC snubber values shown are for reference only, tuning is required

**CONFIDENTIAL** PROPRIETARY TO ADVANCED MICRO DEVICES, INC.  
This AMD Board is a trademark and design to the exclusive property of AMD. It is a proprietary design and is not to be reproduced, copied, or distributed without the express written permission of AMD. AMD makes no representation or warranty of any kind regarding the information and design for this particular product, and AMD makes no representation or warranty of any kind regarding the information and design for this particular product, and AMD makes no representation or warranty of any kind regarding the information and design for this particular product.


Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Date: Thursday, June 05, 2008  
Rev: 20

Sheet 11 of 21  
Doc No: 102-BS0102-00




### Layout guideline

- Position the controller (U703) such that LGATE (pin4) is the closest to gate of the MOSFETS. You can place the gate resistors (R721 and R722) next to the gate of the MOSFETS. Make the gate drive traces (PW\_MVDDC\_LGD and PW\_MVDDC\_HGD) as short and as wide as possible to reduce the trace inductance.
- Place the bypass capacitors for Vcc as well as boost caps as close to the controller as possible. They are as follows:
  - Vcc bypass cap is C703, and boost cap is C705.
- Voltage amplifier compensation network. Place C714 close to the pin 7. Place the rest of the compensation network close to the pins 7 and 6. These are R710, R711, R713, C713 and R712, C711 and C712.




Place Rs and Cs across Q1.  
RC snubber values shown are for reference only, tuning is required.


Place R1 and R711 close to PMOS and routed with separate 20mil trace to the ASIC.




### COMPENSATION CIRCUIT



### FILTERED SMPS VCC



### BOOT CIRCUIT











ADVANCED MICRO DEVICES & PROPRIETARY TO ADVANCED MICRO DEVICES  
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and AMD shall not be responsible for any consequences resulting from use of the information included herein.

Advanced Micro Devices, Inc.  
 1 Commerce Valley Drive East  
 Markham, Ontario







Date: Thursday, June 05, 2008 Rev 25  
 Sheet 12 of 21





### Table 4 VDDC Vref Mode Selection

| Vref Mode | R636     | R639/C659 | Vref (V)              |
|-----------|----------|-----------|-----------------------|
| Internal  | Populate | NC        | 0.6                   |
| External  | NC       | Populate  | set by VID IC (U1220) |




### Table 2: VDDC Enable/Shutdown

|                            |  |
|----------------------------|--|
| EN_INTB asserted (0) when: | +12V_BUS & +3.3V_BUS are passed the threshold limit set by the voltage dividers                  |
| EN_EXTB asserted (0) when: | External cable plugged in, and +12V_EXT is passed the threshold limit set by the voltage divider |
| EN_Tb                      | This will be cleared at power-up, and will be set when critical temperature is reached           |
| EXT_12V_DET (Active-High)  | On rising edge of LDO_EN, condition of PTC1 is latched to determine the status of EXT cable.     |





### Table 3


| 12V_BUS | 12V_EXT | EXT_12V_DET | Q1 | Q2 | Q3 | Status  |
|---------|---------|-------------|----|----|----|---|
| 0       | 0       | NA          | NA | NA | NA | No Power, No boot                                     |
| 1       | 0       | NA          | 1  | 1  | 1  | Board is Powered by 12V_BUS, action taken by software |
| 0       | 1       | NA          | 0  | 0  | 0  | No 12V_BUS, No boot                                   |
| 1       | 1       | 1           | 1  | 1  | 1  | Boot up in normal condition                           |







**LDO #2: Vin = 2.5V to 3.6V MAX Vout = +1.8V +/- 3% Iout = 1.7A (TBV) RMS MAX**  
**PCB: Min 70mm sq. copper area for cooling**






**LDO #3: Vin = +1.50V to 2.1VMAX Vout = +1.1V +/- 3% Iout = Up to 1.3A (TBV) RMS MAX**  
**PCB: Min 70mm sq. copper area for cooling**



**Regulators for +5V, +5V\_VESA and +5V\_VESA2**






A\_R DAC1 F  
A\_G DAC1 F  
A\_B DAC1 F  
DDCDATA\_DAC1 R  
DDCCLK\_DAC1 R  
HSYNC\_DAC1 R  
VSYNC\_DAC1 R




| DB 15 pin        | Standard VGA     | DDC1 Host         | DDC2B or DDC2B+ Host | DDC2AB Host      | DDC1/2 Display |
|------------------|------------------|-------------------|----------------------|------------------|----------------|
| 11               | Monitor ID bit 0 | Monitor ID bit 0  | Monitor ID bit 0     | Monitor ID bit 0 | Optional       |
| 12               | Monitor ID bit 1 | Data from display | SDA                  | SDA              | SDA            |
| 4                | Monitor ID bit 2 | Monitor ID bit 2  | Monitor ID bit 2     | Monitor ID bit 2 | Optional       |
| 15               | Open             | Open              | SCL                  | SCL              | SCL            |
| 9                | NC               | +5V               | +5V                  | +5V              | +5V            |
|                  | Mechanical Key   | 50mA min          | 50mA min             | 300mA min        | Optional       |
|                  |                  | 1A max            | 1A max               | 1A max           |                |
| Hardware Support | No               | Yes               | No                   | No               | Yes            |

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997

DDC2\_MONID0  
DDC2\_MONID1(SDA)  
DDC2\_MONID2  
DDC2\_MONID3(SCL)





See BOM for qualified filters



DDC2\_MONID0  
DDC2\_MONID1(SDA)  
DDC2\_MONID2  
DDC2\_MONID3(SCL)

| DB15 pin         | Standard VGA     | DDC1 Host         | DDC2B or DDC2B+ Host | DDC2AB Host      | DDC1/2 Display |
|------------------|------------------|-------------------|----------------------|------------------|----------------|
| 11               | Monitor ID bit 0 | Monitor ID bit 0  | Monitor ID bit 0     | Monitor ID bit 0 | Optional       |
| 12               | Monitor ID bit 1 | Data from display | SDA                  | SDA              | SDA            |
| 4                | Monitor ID bit 2 | Monitor ID bit 2  | Monitor ID bit 2     | Monitor ID bit 2 | Optional       |
| 15               | Monitor ID bit 3 | Open              | SCL                  | SCL              | SCL            |
| 9                | NC               | +5V               | 50mA min             | 50mA min         | 300mA min      |
|                  | Mechanical Key   | 1A max            | 1A max               | 1A max           | Optional       |
| Hardware Support | No               | Yes               | Yes                  | No               | Yes            |

Based on VESA Display Data Channel (DDC) Standard Ver. 3 Dec. 15, 1997



© 2007 AMD. ALL RIGHTS RESERVED. THIS DOCUMENT IS PROPRIETARY TO ADVANCED MICRO DEVICES, INC. AND IS PROVIDED ONLY TO RECIPIENTS UNDER A NON-DISCLOSURE AGREEMENT.



This AMD Board schematic and design is the exclusive property of AMD, and is provided only to recipients under a non-disclosure agreement. It is strictly prohibited to use this schematic and design for any purpose other than evaluation purposes. Further distribution or disclosure to any third party is prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design. (Typing, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and (typing) responsibility for any consequences resulting from use of the information provided herein.

Advanced Micro Devices, Inc.  
1 Commerce Valley Drive East  
Markham, Ontario

Date: Thursday, June 05, 2008  
Sheet 16 of 21  
Rev 25

Doc No. 102-B50102-00





- 4-pin Svideo MiniDIN P/N

G

**PROPRIETARY & PROPRIETARY TO ADVANCED MICRO DEVICES**  
 © 2007 Advanced Micro Devices  
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and **disclaims** responsibility for any consequences resulting from use of the information provided herein.

Advanced Micro Devices Inc.  
 1 Commerce Valley Drive East  
 Markham, Ontario



Date: Thursday, June 05, 2008  
 Rev 25  
 Sheet 17 of 21

以上内容仅为本文档的试下载部分，为可阅读页数的一半内容。如要下载或阅读全文，请访问：<https://d.book118.com/448017073072006023>