- 1、本文档共16页,可阅读全部内容。
- 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
- 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
1.1.411.086 表贴超低功耗异步SRAM存储芯片IS66WV25616BLL-55TLI TSOP2-44 ISSI
IS66WV25616ALL
IS66WV25616BLL
4Mb LOW VOLTAGE,
ULTRA LOW POWER PSEUDO CMOS STATIC RAM
JANUARY 2010
FEATURES DESCRIPTION
• High-speed access time: 55ns The ISSI IS66WV25616ALL/BLL is a high-speed, 4M
• CMOS low power operation bit static RAMs organized as 256K words by 16 bits. It is
fabricated usingISSIs high-performance CMOS technology.
– mW (typical) operating
This highly reliable process coupled with innovative circuit
– µW (typical) CMOS standby design techniques, yields high-performance and low power
• Single power supply consumption devices.
– 1.7V--1.95V Vdd (66WV25616ALL) (70ns) When CS1 is HIGH (deselected) or when CS2 is LOW
(deselected) or both LB and UB are HIGH, the device
– 2.5V--3.6V Vdd (66WV25616BLL) (55ns)
assumes a standby mode at which the power dissipation
• Three state outputs can be reduced down with CMOS input levels.
• Data control for upper and lower bytes Easy memory expansion is provided by using Chip Enable
• Industrial temperature available and Output Enable inputs. The active LOW Write Enable
• Lead-free available (WE) controls both writing and reading of the memory. A
文档评论(0)