vcdpptdesignsol.ppt

  1. 1、本文档共24页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
vcdpptdesignsol

Virtuoso a Custom Designer (VCD) Product No. 3700 Custom IC Design Problem Custom IC physical design is a bottleneck Too many design iterations Need productivity gains in custom IC physical design Availability of Design Library or Design Kit Human transfer of design information from schematic or design package, prone to error Intensive and tedious manual layout of polygons Design iterations due to manual errors and ECOs AMS Market Dynamics : Old Manual methodology - tool flow ACPD methodology Difficulty in implementing automation Lack bandwidth (insufficient resources) Lack core competency (insufficient expertise) Schematic library symbols Virtuoso XL (connectivity) Skill code and ROD for parameterized cell (Pcell) development Tech files (layout editor, router, placer) DRC/LVS deck development develop a flow Develop a process design kit (PDK) Support and maintenance of the methodology/PDK Virtuoso? Custom Designer (VCD) What is VCD? Virtuoso? Custom Designer 1.0 (VCD) Point Tools ?????? VCD Solution What is in VCD? Single seat license Tools (executables) Virtuosoa XL (VXL) Virtuosoa Custom Placer (VCP) Virtuosoa Custom Router (VCR) Virtuosoa Power Router Diva DRC Diva LVS Assura DRC (VCD QSR) Assura LVS (VCD QSR) Generic PDK (GPDK) Methodology Guide Internet Learning Series (ILS) Maintenance What is a baseline foundry PDK? For example CMOS logic Composer logic symbol library N P mos, resistor and capacitor Pcells Virtuoso XL/VCP/VCR Tech and display files Assura/Diva DRC/LVS decks (download from foundry site) Foundries e.g. TSMC…., UMC… etc.. Technologies e.g. .18u, .25u…, Logic.., MS…., RF… etc.. Tested with VCD methodology Supported (maintenance available) Price book orderable item Cadence/TSMC Press Release (March 8, 2001) Cadence and TSMC Collaborate to Distribute Design Kits for Baseband and RF Foundry Silicon ``In the highly competitive communications market, time-to-volume is essential, said Michael Pawlik, TSMCs VP of Corporate Marketing. ``

文档评论(0)

taotao0c + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档