《ECEB368 Project One DB129281》.docx

  1. 1、本文档共6页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
《ECEB368 Project One DB129281》.docx

ECEB368 Project One--Basic CMOS Amplifier Design D-B1-2928-1 Tang Qi Summary M1M2Av(dB)GBW(MHz)wlVB(mV)wlVBsim resultcal resulterrorsim resultcal resulterrorCS14.320.186009.320.0960021.1629.50139.22%899.4900.0M0.067%CG13.520.1860060.1860020.562.21989.2%573.4577.30.68%CD400.18600350.18450-1.378-0.567958.79%858.475512.05% Introduction In this project, three kinds of basic CMOS amplifiers will be built in Cadence. They are designed to reach the specifications as below. As the similarity of bipolar and MOS small signal models suggests that the same must hold for MOS amplifiers, three basic CMOS amplifiers are accepted. They are common-source (CS) stage, common-gate stage, and common-drain (CD) stage, or source follower. These three basic CMOS amplifiers are designed as Fig.01 shows. CSCGCDgain20dB20dB-2dBGBW400MHz400MHz600MHzpower consumption1mW1mW1mWsupply voltage1.2V1.2V1.2Vcapacitive load1pF1pF1pFnoiseTHDminimizedminimizedminimized Table.01 Common Source Amplifier The main aim is to adjust the characteristics of w, l, (m, and nfing) to satisfy that gain larger than 20dB and GBW larger than 400MHz (power consumption controlled). By theoretical analysis and practical trials, we will find several ways to achieve this. First, build the circuit, do the packaging and set tests, as shown in Fig.01 Fig.02. Fig.01 CS_amp_schemetic Fig.02 CS_Test circuit Initially, the default values of the PMOS NMOS from the tutorial are: wlmnfingPMOS120.1818NMOS2.80.0914Table.02 However, the default settings could not satisfy the requirement that gain20dB for the GAIN is a lot smaller than expected 20dB. Fig.03 initial setting simulation result Trial 2, we multiplied 1.2 to w l of PMOS and then get GAIN=19.17 and GBW=461.4M. Analysis- DC: The simulation analysis with initial value from the cadence outputs the following list: Fig.03 DC operation data of NMOS of CS

文档评论(0)

wfkm + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档