《0132279088_pp_14》.ppt

Figure 14–1 Example of VCC and ground connection and distribution in an IC package. Other pin connections are omitted for simplicity. Figure 14–2 Input and output logic levels for CMOS. Figure 14–3 Input and output logic levels for TTL. Figure 14–4 Illustration of the effects of input noise on gate operation. Figure 14–5 Illustration of noise margins. Values are for 5 V CMOS, but the principle applies to any logic family. Figure 14–6 Currents from the dc supply. Conventional current direction is shown. Electron flow notation is opposite. Figure 14–7 Power-versus-frequency curves for TTL and CMOS. Figure 14–8 A basic illustration of propagation delay time. Figure 14–9 Propagation delay times. Figure 14–10 Loading a gate output with gate inputs. Figure 14–11 Capacitive loading of a CMOS gate. Figure 14–12 Basic illustration of current sourcing and current sinking in logic gates. Figure 14–13 HIGH-state TTL loading. Figure 14–14 LOW-stage TTL loading. Figure 14–15 Basic symbols and switching action of MOSFETs. Figure 14–16 Simplified MOSFET symbol. Figure 14–17 A CMOS inverter circuit. Figure 14–18 Operation of a CMOS inverter. Figure 14–19 A CMOS NAND gate circuit. Figure 14–20 A CMOS NOR gate circuit. Figure 14–21 Open-drain CMOS gates. Figure 14–22 The three states of a tristate circuit. Figure 14–23 A tristate CMOS inverter. Figure 14–24 Handling unused CMOS inputs. Figure 14–25 The symbol for a BJT. Figure 14–26 The ideal switching action of the BJT. Conventional current direction is shown. Electron flow notation is opposite. Figure 14–27 A standard TTL inverter circuit. Figure 14–28 Operation of a TTL inverter. Figure 14–29 A TTL NAND gate circuit. Figure 14–30 Diode equivalent of a TTL multiple-emitter transistor. Figure 14–31 TTL inverter with open-collector output. Figure 14–32